

Docket No. 2312-0866-2PCT


IN RE APPLICATION OF: KIMIHIRO MATSUSE ET AL.

SERIAL NO: 09/530,588

FILED: December 5, 2000

FOR: WIRING STRUCTURE OF SEMICONDUCTOR DEVICE, ...

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231



GAU 2814
RECEIVED
MAR - 7 2001
TECHNOLOGY CENTER 2800

SIR:

Transmitted herewith is an amendment in the above identified application.

- ☐ No additional fee is required
- ☐ Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed.
- ☒ Additional documents filed herewith: Petition for Extension of Time (2 mos.)

The Fee has been calculated as shown below:

CLAIMS	CLAIMS REMAINING		HIGHEST NUMBER PREVIOUSLY PAID	NO. EXTRA CLAIMS	RATE	CALCULATIONS
TOTAL	43	MINUS	20	23	× \$18 =	\$414.00
INDEPENDENT	9	MINUS	4	5	× \$80 =	\$400.00
		<input checked="" type="checkbox"/> MULTIPLE DEPENDENT CLAIMS			+ \$270 =	\$270.00
		TOTAL OF ABOVE CALCULATIONS				\$1,084.00
		<input type="checkbox"/> Reduction by 50% for filing by Small Entity				\$0.00
		<input type="checkbox"/> Recordation of Assignment			+ \$40 =	\$0.00
		TOTAL				\$1,084.00

- ☒ A check in the amount of **\$1,474.00** is attached.
- ☒ Please charge any additional Fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.
- ☒ If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

OBLON, SPIVAK, McCLELLAND,
MAIER & NEUSTADT, P.C.

Surinder Sachar

Gregory J. Maier

Registration No. 25,599

Surinder Sachar

Registration No. 34,423



22850

Tel. (703) 413-3000
Fax. (703) 413-2220
(OSMMN 10/00)

GJM:SNS:RAR:clh

2312-0866-2 PCT



IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF:

KIMIHIRO MATSUSE ET AL

SERIAL NO: 09/530,588

FILED: MAY 5, 2000

FOR: WIRING STRUCTURE OF
SEMICONDUCTOR DEVICE, ELECTRODE,
AND METHOD FOR FORMING THEM

:

: EXAMINER: QUACH, T.

:

: GROUP ART UNIT: 2814

:

Handwritten: 7/1 a
J. Maubley
B-1001
RECEIVED
MAR - 7 2001
TECHNOLOGY CENTER 2800

AMENDMENT

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

SIR:

In response to the Official Action dated October 4, 2000, please amend the above-identified application as follows:

IN THE CLAIMS

Please cancel Claims 9-16 and 24-27 without prejudice.

Please add new Claims 28-62 as follows; Claims 28-62 in clean form are shown

below:

28. (New) A wiring structure of a semiconductor device comprising:
a first conducting layer configured to electrically connect with a semiconductor element or a wiring element formed on a semiconductor substrate;
a barrier metal formed on the first conducting layer; and
a second conducting layer formed on the barrier metal and configured to electrically connect the first conducting layer via the barrier metal,

03/06/2001 SSITHIB1 00000071 09530566

02 FC:103
03 FC:102
04 FC:101

414.00 CP
400.00 CP
470.00 CP